



TET ESTEL AS
ESTONIA

May
2013

Series
TL271-250

Avalanche Stud Mounted Thyristor
Type TL271-250

Center amplifying gate

Guaranteed avalanche power dissipation in reverse direction

Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	250 A
Maximum repetitive peak off-state and reverse voltage	U_{DRM} U_{RRM}	600 ÷ 1100 V
Turn-off time	t_q	80; 100; 125 μs
U_{DRM}, U_{RRM}, V	600	700
	800	900
	1000	1100
Voltage code	6	7
	8	9
	10	11
$T_{vj}, °C$	- 60 ÷ 140	

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	TL271-250	Conditions
I_{TAV}	Mean on-state current	A	250 280	$T_c=104 °C$, $T_c=100 °C$ 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	392	$T_c=104 °C$
I_{TSM}	Surge on-state current	kA	8,0 9,0	$T_{vj}=140°C$ $T_{vj}=25°C$ tp=10 ms $U_R=0$
I^2t	Limiting load integral	kA ² s	320 405	$T_{vj}=140°C$ $T_{vj}=25°C$
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	600÷1100	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	660÷1210	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave tp=10 ms, Single pulse Gate open
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current : non - repetitive repetitive	A/μs	250 125	$T_{vj}=140°C$; $U_D=0,67 U_{DRM}$, Gate pulse : 10V, 5 μs, 1 μs rise time, 10 μs
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_{jM}$
P_{RSM}	Surge reverse power dissipation	kW	40	$T_{vj}=140°C$; tp = 10μs 180° half-sine wave
T_{stg}	Storage temperature	°C	-60÷80	
T_{vj}	Junction temperature	°C	-60÷140	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	1,9	$T_{vj}=25°C$, $I_{TM}=3,14 I_{TAV}$
$U_{T(To)}$	Threshold voltage	V	1,2	$T_{vj}=140°C$
R_T	On-state slope resistance	mΩ	0,9	1,57 $I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	35 35	$T_{vj}=140°C$, $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	TL271-250	Conditions
I_L	Latching current	A	0,7	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
I_H	Holding current	A	0,3	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$, Gate open
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$ $U_D=12\text{V}$
I_{GT}	Gate trigger direct current	A	0,3 0,85	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,4	$T_{vj}=140^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$
I_{GD}	Gate non-trigger direct current	mA	6	Direct gate current
t_{gd}	Delay time	μs	1,6	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{TM} = 250 \text{ A}$
t_{gt}	Turn-on time	μs	3,2	Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
t_q	Turn-off time	μs	80 \div 125	$T_{vj}=140^{\circ}\text{C}$, $I_{TM}=250 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}$, $U_R=100\text{V}$ $U_D = 0,67 U_{DRM}$ $du_D/dt=50 \text{ V}/\mu\text{s}$
Q_{rr}	Recovered charge	μC	600	$T_{vj}=140^{\circ}\text{C}$, $I_{TM}=250 \text{ A}$
t_{rr}	Reverse recovery time	μs	6	
I_{rrm}	Peak reverse recovery current	A	200	$di_R/dt = 10 \text{ A}/\mu\text{s}$, $U_R=100\text{V}$
$(du_D/dt)_{crit}$	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=140^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Gate open
R_{thjc}	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,08	Direct current

ORDERING

	TL	271	250	11	7	0	
	1	2	3	4	5	6	

1. Avalanche thyristor
2. Design version
3. Mean on-state current, A
4. Voltage code (11=1100 V)
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$)
6. Group of turn-off time ($du_D/dt=50 \text{ V}/\mu\text{s}$, $X_2 \leq 125 \mu\text{s}$, $4 \leq 100 \mu\text{s}$, $B_3 \leq 80 \mu\text{s}$, 0- not limited)



Tightening torque : 40 \div 60 Nm
Weight : 480 grams